

Last phase involves the definitions of other components such as scoreboards, coverage modules, etc., which improve performance and configurability.

IV. ENVIRONMENT IMPLEMENTATION

Each component of the verification environment was implemented in a UVM Express phases. Firstly, BFM's and monitors were developed, and secondly the random stimulus agent composed of transactions, sequences, sequencers and drivers was implemented, and finally, the coverage modules and global scoreboard were developed to complete the whole environment.

Due to AMBA AXI channels are concurrents, a library of sequences was developed to execute BFM's tasks in both sequential and concurrent mode. These sequences are directly executed by a unique driver which controls five AMBA AXI channels, as shown in figure 3.




Figure 3. Driver throws BFM tasks in parallel.

Communication between sequence and driver follow a handshake protocol as illustrated in Figure 4. This protocol enables to exchange sequences of transactions between these components.




Figure 4. Handshake protocol between drive and sequencer components.

The main goal of the monitor is to detect transactions and to pass these transactions to the coverage module and scoreboard. This last uses this information to establish, by comparing and at the end of the simulation, the correctness of transactions processing.

V. THE SIMULATION AND RESULTS

Simulations were done on Questa SIM platform. From these simulations, it has been proved that Arteris's NoC is compatible with AMBA AXI4, but doesn't support the following AMBA AXI4 features:

- Neither length transactions up 256 bytes nor transfers different of 4 bytes are supported.
- FIXED, RESERVED and WRAP burst. Although NoC accepts 2/4 bytes WRAP request, the NoC doesn't process them right.
- Neither exclusive nor locked access transactions, nor narrow transfers, are supported.

- Neither AMBA AXI3 nor Write Data Interleaving (WDI), nor cache support and access protection are developed.
- Neither quality of Service, regions and user signals (AXQOS, AXREGION, AXUSER, XUSER y BUSER) are implemented.

VI. CONCLUSIONS AND FUTURE WORK

The developed verification Environment is suitable to be used on according any DUV with AMBA AXI4 interfaces, and it's easily modifiable to adjust coverage modules and generation stimulus process, according to the particular features of the other DUVs.

One of the most important contributions of this Final Master Thesis is the developed library of sequences, because it's able to stimulate AMBA AXI channel in concurrent mode, and also the auto verification carries out by the scoreboard.

Finally, a special interesting part of the developed code is the class that allows a hierarchical display of transactions and their phases over the Questa SIM platform. The hierarchical displaying dramatically increases the detection capability of singularities and anomalies in DUV's. Indeed, this class has allowed the discovery of the Read Over Write strategy implementation, and the abnormalities when using the WRAP transactions.

The developed environment leaves open the option of incorporating new functionalities, such as:

- To modify driver/sequencer behavior to support out-of-order operations, pipeline [7], and full independency in the stimulation of AMBA AXI channels.
- To modify components to support AMBA AXI3 and other protocols, and create a full protocol checker, implemented as a separate component.
- To invoke sequences from command line and text file, using the `uvm_cmdline_processor` class, to facilitate performing the test.

REFERENCES

- [1] ARM Holdings Plc. "AMBA AXI and ACE Protocol Specification" (on line). Available on <http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>, visited November 3, 2013.
- [2] Accellera, "Universal Verification Methodology (UVM) 1.1 User's Guide", Accellera Organization. Napa, CA, May 2011.
- [3] Mentor Graphics, "Mentor Graphics UVM/OVM Documentation. Verification Methodology Online Cookbook" (on line). Available on: <http://www.mentor.com/products/fv/techpubs>, visited June 10, 2013.
- [4] Mentor Graphics, "Overview UVM Express. Cookbook." (on line). Available on: <http://verificationacademy.com>, visited June 10, 2013.
- [5] Mentor Graphics, "Functional Verification. Questa Advanced Simulator", (on line). Available on: <http://www.mentor.com/products/fv/questa>, visited August 15, 2013.
- [6] Arteris, "NoC Interconnect Technology for SoCs" (on line). Available on: <http://www.arteris.com/technology.php>, visited November 3, 2013.
- [7] Rich Edelman and Raghu Ardeishar, "Sequence, Sequence on the Wall – Who's the Fairest of Them All? Using SystemVerilog UVM Sequences for Fun and Profit", DV-CON 2013, (on line). Available on: <https://s3.amazonaws.com/verificationacademynews/DVCon2013/Papers/MGC DVCon 13 Sequence on the Wa..pdf>, visited Nov. 15, 2013.