IUMA collaborates with the SPEGC in a course on FPGA and RISC-V design.

25 SEP 2024
  • Share on networks:

The IUMA, through the SICAD Division (Industrial Systems and CAD) collaborates with the SPEGC (Society for the Economic Promotion of Gran Canaria) in the organisation and teaching of the course "Design of electronic systems with FPGA programmable devices and Open-Hardware RISC-V microprocessor.". This course is offered as part of the ‘Advanced Digital Skills’ programme.

The course will provide basic training for developing embedded electronic systems based on FPGA programmable hardware devices and RISC-V open hardware microprocessors.

It offers basic training in design and prototyping technologies and techniques in a blended learning format, compatible with study or work. Online sessions provide an introduction to basic technologies, methods and techniques, followed by hands-on sessions where students will design on systems including an FPGA device, RISC-V open architecture microprocessor or a combination of both.

The objectives to be achieved are as follows:

  • To learn basic digital design techniques using hardware description languages (VHDL, Verilog, ....).
  • To acquire theoretical and practical skills in the use of the open RISC-V architecture in real systems.
  • To Acquire the knowledge to use user-programmable FPGA hardware devices to integrate energy-efficient electronic systems by facilitating customised solutions instead of PC-based solutions.
  • To disseminate this type of methodology for its widespread use in the design of customised integrated systems, which allows the final product to be differentiated.

The course is intended for:

  • people who are interested in acquiring practical and applied skills in the design of current electronic systems using open hardware,
  • People with work experience in areas related to electronic systems in different fields (communications, industrial systems, control, energy, medical systems, audio-visual systems, etc.).

The course will be held from 28 October to 28 November 2024 in the afternoon (16:30 to 20:30 hours) and the deadline for registration is 24 October 2024 at 12:00 hours. Registration can be done through the SPEG website, at the following link: https://www.spegc.org/formacion-y-eventos/diseno-de-sistemas-electronicos-con-dispositivos-programables-fpga-y-microprocesador-open-hardware-risc-v/